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Looking for new solutions
Life is getting harder for the mainstream
semiconductor industry based on silicon.
Industry leaders like Intel are looking to
III-Vs as possible staple solutions for the
next decade and more. Dr Mike Cooke
reports from February’s SEMI European
Industry Strategy Symposium in Berlin,
Germany.Dr Mike Cooke
“Smaller, faster, better” has been the slogan of
the silicon semiconductor industry for some 30
years. Economically this means that silicon
device makers have been able to produce
enhanced products for less money and 
still make huge profits.At the heart of this 
phenomenon have been the complementary
metal oxide semiconductor (CMOS) transistor
structure, its implementation in silicon and
“scaling.”
By reducing the dimensions of the transistors to
scale, one has been able to pack in complexity,
increase operation speeds and reduce power
Figure 1: InSb QW transitor DC characteristics
Peak gm of 900 µS/µm is obtained with 200nm LG
devices. Schottky gate leakage limits the off-state 
leakage current.
Figure 2: InSb QW transitor fabrication.
A two gate finger InSb QW transistor (LG = 200nm) 
fabricated with gate air-bridge using mesa isolation.
DC ouput characteristics show breakdown voltage 
above 1.2V.
consumption. Scaling means that a micro-
graph of a 0.18µm transistor looks practi-
cally identical to the larger 0.35µm gen-
eration. Since the introduction of the
0.18µm generation (c.1999), life has not
been so “easy” for the silicon device man-
ufacturers.The 0.13µm generation has
been more difficult to get running
smoothly. Further problems are occur-
ring at 90nm. Part of the dilemma so far
has been with the wiring - changing the
insulation from silicon dioxide to materi-
als with a low-k dielectric constant.
Further down the road, obstructions are
arising with the transistor structure itself.
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Gargini’s company is already making good on his enthu-
siasm for III-Vs as a solution for the mainstream semicon-
ductor industry in the next decade. A two-year joint
research programme by Intel and QinetiQ, the UK
defence research spin-out company, has been carried out
into a new III-V transistor technology and reported at the
International Conference on Solid-State and Integrated-
Circuit Technology 2004 in Beijing, China.
The reseachers successfully built ‘quantum well’ transis-
tors, using indium antimonide (InSb), in a technique 
pioneered by QinetiQ. Transistors made of this material
enable the research devices to operate at very low volt-
ages, while still rapidly switching and consuming little
power. The research results obtained from the quantum
well transistor research showed a 10x lower power 
consumption for the same performance, or conversely a 
3x improvement in transistor performance for the same
power consumption, as compared to traditional CMOS 
transistors.
The results were obtained at room temperature on a
“depletion mode” InSb NMOS transistor with 0.2µm gate
length. The 50x increase mobility of InSb, compared 
with silicon, enables reduction of the supply voltage to
0.5V. Depletion-mode transistors are normally on and
can be turned off by applying a negative voltage to the
gate. This contrasts with the more common CMOS prac-
tice of constructing transistors that switch on when a
voltage is applied to the gate.
QinetiQ first developed the InSb transistor technology as
part of a UK Ministry of Defence project. Tim Phillips,
business manager of the Fast Transistors group at
QinetiQ, describes the research as still being in the “ini-
tial phase.” Although the two-year joint project with
Intel is completed, “some work is still continuing,”he says
Intel dives into InSb with QinetiQ
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“Geometrical scaling has run out of atomic
monolayers,” according to Intel’s Dr Paolo
Gargini, speaking at the European Industry
Strategy Symposium (ISS) organised by the SEMI
semiconductor equipment and materials industry
organisation. For example, the silicon dioxide
layer that insulates the transistor gate 
is approaching the atomic scale in terms of 
thickness.
Gargini is chairman of the International
Technology Roadmap for Semiconductors (ITRS),
a position he has held since its foundation in
1998. In its early days the ITRS - like Intel - large-
ly concerned itself with smoothing the path of
“Moore’s Law” in which Intel co-founder Gordon
Moore described (in its most common variation)
as the exponential growth in the number of tran-
sistors for the most advanced devices (doubling
around every 18 months). However, one can see
in the setting up of the ITRS and of its predeces-
sor, the US National Technology Roadmap for
Semiconductors, the recognition of the begin-
ning of the end for geometrical scaling.
Elsewhere at the European ISS, efforts to extend the life of
Moore’s Law were more focused on traditional silicon
technologies, under the banners “More Moore” and
“More than Moore”. MEDEA+ chairman Arthur van der
Pohl suggests that Moore’s “recommendation” may have
some 10 years of life left in it. More Moore is a European
research project aiming at pushing equivalent scaling
through metal gate/high-k gate oxide replacement, sili-
con-on-insulator and other silicon stretching techniques.
More than Moore is attempting to combine heteroge-
neous technologies - BiCMOS, rfCMOS, passives, micro-
electromechanical systems (MEMS), “environment-con-
scious smart devices” and so on - in a system-in-package.
On the other hand, Infineon Technologies’ senior VP for
Automotive, Industrial & Multimarket products, Dr
Reinhard Ploss, sees the end of Moore’s Law as being pos-
itive for Europe, where new ideas and technologies are in
place to take over.
A prominent feature of the European ISS each year is the
presentation of various forecasts. Naturally, these tend to
focus on silicon as making up the majority of the semi-
conductor market sales. The common product categories -
microprocessor, DRAM memory, optoelectronic, flash
memory, standard & commodities microcontroller, applica-
tion specific products, discretes, non-volatile memory -
make it difficult to split out the III-V component. 
Under which category are RF amplifiers filed? While many
III-V devices are clearly opto, how much of the segment is
represented by the growing camera chip (silicon) market? 
However, if one takes III-Vs as representing a valuable part
of the opto market, 2004 was a good year with a 44%
increase over 2003, bettered only by DRAM’s 60%, accord-
ing to figures presented by Jean-Phillipe Dauvin, VP and
chief economist at STMicroelectronics. In 2004, the opto-
electronic device segment made up 6% of the total
$214bn semiconductor market. Dauvin’s assessment of the
prospects for 2005 include a capital expenditure in wire-
line communications increasing 5%, gaining momentum
in the second half of the year. 
The wireless market activity is expected to include Third
Generation (3G) cellphone service introduction with asso-
ciated handset replacement and an increase of 10% in
unit shipments. For this to be a monetary increase, one
clearly needs growth to be in the higher value segments
such as 3G. Unit growth in base station deployment is
expected to be in the 20% range. Dauvin also presented
his guess of the 2010 market with opto representing 7%
of the total $365bn semiconductor sales. 
This gives opto a compound annual growth rate (CAGR)
for 2004-2010 of 13%, a 3% premium over the total mar-
ket’s 10%. For Europe, opto again covers 7% of the total
More than Moore is Mooreish
Figure 3: InSb QW transistor high frequency characteristics
Unity gain cut-off frequency, fT ~ 150GHz is achieved with
200nm LG InSb QW transistor. This corresponds to intrin-
sic gate delay (CV/I) of 1ps.
In those days, the silicon semiconductor 
industry maintained an inward-looking,“para-
noid,” “hands off my stuff” attitude to its own
development.Although now the talk is of pre-
competitive collaboration - or “co-opetition” - at
core the industry has not changed much.
Intel is the industry archetype for this. Indeed,
it seems that Gargini has an agreement with
SEMI that his annual contribution is not pub-
lished in the European ISS proceedings.
Certainly his presentation was not published
with the rest of the proceedings and as in 
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$62bn pie, but with a CAGR of 12%, also a 3% advantage
over the general 9% rate.
Being a European industry conference, many of the pre-
sentations point up the advantages and disadvantages of
that environment. Van der Pohl sees European companies
as being good at handling complexity (legal, technical),
diversity (language, culture, standards), system engineer-
ing and pre-competitive co-operation. 
On the debit side, Europe often seems unable or unwilling
to implement innovation as marketable products manu-
factured in Europe. One exception mentioned was Robert
Bosch, the German automotive electronics specialist, with
its chief manufacturing site in Stuttgart. Further criticisms
of Europe include high unemployment rates and the 35-
hour working week. 
An interesting sidelight on the low productivity/high
wages issue in Europe came from David Wang, executive
vice-president and Asia president for semiconductor pro-
duction equipment supplier Applied Materials. Wang
described the challenges and opportunities for the China
semiconductor industry and presented estimates that
semiconductor consumption will increase from $29.5bn in
2003 to $91bn in 2010, a 310% increase. Semiconductor
production is set to increase 680% over the same period
from $6.0bn to $41.3bn. 
The attraction of China as a destination for “outsourced”
manufacturing is a low-cost, highly disciplined workforce.
However, the resulting thin margins present a “challenge
for China,” according to Wang. The country also boasts a
“large and rapidly expanding pool of semiconductor tal-
ent” - in 2004, China graduated 213,000 people in semi-
conductor-relevant fields, compared with 105,000 in the
USA and 84,000 in Taiwan.
But these graduates are the result of China’s famous “one-
child” policy. Being the centre of a family’s attention,
these people are “spoiled” in Wang’s opinion, and not
keen to work 100-hr weeks. Already, many industries are
seeing 20% annual turnovers in staff. To retain workers, it
is necessary to offer annual salary increases of the order of
20%. All in all, China wants to develop itself out of the
low cost markets.
Hopefully, this means that the outsourcing tide in high
tech industries will be a temporary phenomenon. Back in
Europe, the industrialists want to blame government and
society, while the academics answer that they had
become far more receptive to commercialisation over the
past ten or twenty years, but the situation has remained
the same. 
Perhaps it is time to stop bickering and start working
together on the future?
ITRS Roadmap
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previous years, was not available on the ISS
web site where other late arriving presenta-
tions were stored.
But there are changes. Early in his contribution,
Gargini pointed to the need for band engineer-
ing in the future - something almost unknown
in the silicon industry, but standard practice for
30 years in the III-Vs world. From 2003, Gargini
reports, strain became a key element in silicon
device manufacturing to improve performance
in terms of speed and power consumption.The
first academic papers on using strain to
increase carrier mobility in silicon device struc-
tures were written only eleven years earlier in
1992.
Rather than aiming for geometrical reductions,
the industry is looking for “equivalent” scaling.
For example, it is proposed to replace the atomi-
cally - and eventually sub-atomically (ie. impossi-
bly) - thin “gate oxide” layer with a thicker “high-
k” insulator. Such an insulator would provide the
transistor with the necessary “equivalent oxide
thickness” performance. Such high-k “gate
oxides” are due to be introduced in the 2007-
2009 timeframe.
Looking into the next decade, the Moore’s Law
progression is due to reach the sub-10nm
“nanoscale”, likely forcing the silicon-based
industry to look further outside itself.Along with
the usual suspects for this (nanotubes,
nanowires), Gargini points to what he sees as an
“even better” solution - III-V transistors.
He believes that this technology could have
more than 10 years of life. Introduced to the
“Emerging Research Devices” section of the ITRS
in 2003, it has since been expanded on in an
emerging research materials sub-chapter.
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Figure 5: Gate delay vs gate length
InSb QW transistors provide 5X improvement in intrinsic
gate delay over Si transistors at similar LG.
Scalability of InSb QW transistors still remain to be 
demonstrated.
Figure 4: Performance and active power trade-off
InSb QW transistors provide equivalent high frequency performance as state-of-the-art Si
transistors with 10X lower active power dissipation.
Channel Material Properties at 295k
Si GaAs In.53Ga.47As InAs InSb
Electron Mobility 600 4600 7800 20000 30000 
(cm2V-1s-1)
ns = 1 x 10
12/cm2)
Electron Saturation
Velocity (107 cm/s) 1.0 1.2 0.8 3.5 5.0
Ballistic Mean
Free Path (nm) 28 80 106 194 226
Energy
Band-gap 1.12 1.42 0.72 0.36 0.18
Table1: InSb shows the highest room temperature mobility, but also the lowest energy 
band-gap.
